ABSTRACT
INTRODUCTION
The most of CPLDs consist of logic blocks with internal structures that resemble architectures of simple PALs (Programmable Array Logic) -see Fig1. Distinct from the other, less popular group of PLA-based (PLA -Programmable Logic Array) CPLD architectures, further on in this paper such devices will be referred to as PAL-based CPLDs. The classical method of logic synthesis, dedicated for PAL-based CPLDs, consists of two steps. First a two-level minimisation is applied separately to every single-output function, next implementation of the minimised functions in PAL-based blocks containing a predefined number of product terms is performed. If the number of implicants p, representing a function after minimisation, is greater than the number of product terms k, available in a logic block ( Fig. 1 ), a greater number of logic blocks have to be used to implement the function. The classical product term expansion consists in introducing cascaded feedback connections, increasing propagation delays between inputs and outputs. Some other concepts of product term expansion are also presented in literature, e. g. in [3] . Multi-level strategy is used in logic synthesis dedicated for different types of programmable devices. Synthesis algorithms dedicated for PLA structures are known. In some other methods algorithms developed for LUTbased FPGAs were directly adapted to another PLD architectures [1, 2] . A characteristic feature of algorithms of this kind is a process of appropriate coding of inputs and outputs, which significantly influences minimisation of product term numbers in blocks obtained as the result of decomposition. The main limitation of PAL-based logic blocks is the number of multi-input product terms available in one block. This results in observation, that the essence of synthesis dedicated for PAL-based structures can be reduced to two major tasks: minimising the number of PAL-based logic blocks used and adjusting the designed circuit to fit the structures of PAL-based blocks best. The proposed multilevel synthesis concerns directly above issue. The objective of this paper is to present multi-level synthesis for PAL-based CPLDs. The method consists in searching for the common multi-output implicants [5] . The process of searching for the common implicants is carried out after having completed the two-level minimization of the multi-output function by means of the Espresso algorithm. 
THEORETICAL BACKGROUNDS
The minimized form of multi-output functions f:B n →B m can be described by a set of multi-output implicants, including an input part consisting of components {0,1,-} and an output part consisting of {0,1} components [5] . Let y be an m-component output vector that is associated with the output part of the multi-output implicant. The decimal number equal to the number of the same y i vectors that constitute the set of multi-output implicants defining the f:B n →B m function will be called the discriminant Δ y . Let μ(Δ y ) (range of Δ y discriminant) be a decimal number equal to the number of {1} components included in the y vector. Let's assume, that G<Y,Ū> is the directed graph, where Y is the set of all the graph nodes Δ y , while Ū is a set of graph edges connecting the such nodes of the graph Δ ys, Δ yr , that the code distance of the y s , y r vectors is 1, and μ(Δ ys )+1=μ(Δ yr ). By means of elimination from the primary graph such nodes, where Δ y =0, we obtain the reduced graph presented in the Fig. 2 . For simplification, the nodes of the graph contain decimal value of descriminants only. Every node of the first range that is related to the implicants of the o th output of the m-output function can be associated with the decimal value of Δ m o equal to the sum of discriminants included in nodes covered by all the paths starting from this node and ending in nodes of the upper ranges, can be associated with every node of the first range ( coefficients (Fig. 3) . As a result, the selection of a certain node introduces feedback loops, which is shown on the reduced graph by means of implementation of the fourth-range nodes marked on the graph by means of the dashed line. 
The essence of the theorem presented in [4] consists in selection of the nodes (multi-output implicants) that can be shared by several single-output functions. The theorem serves as a background to draw up an algorithm for multi-level implementation of multioutput functions by means of PAL-based logic blocks. As number of logic blocks δ f is generally greater than the value of δ 
Example:
Let us consider the function f:B 5 →B 4 which, after minimization (Espresso) can be depicted in the file f.pla (Fig. 4.a) .The reduced graph of outputs, associated to thereof, is shown in Figure 4 .b.
Direct realization of implicants with PAL-based logic blocks that contain 3 terms each (by means of the classical method, after minimization the multi-output function) needs of 0 δ f =12 PAL-based logic blocks. During the first step of the proposed algorithm, the implicants associated with the node Δ 1111 =3 are realized. This step involves only one PAL-based logic block (
and leads to significant lowering of the number of blocks that are necessary for direct realization of implicants depicted by the reduced graph. That graph is obtained after removing the node Δ 1111 =3 and introducing an additional node, which is connected with the node Δ 1110 and represents the feedback loop (Fig. 4.c) .
The implicants that correspond to the nodes Δ 1110 , Δ 1010 (Fig. 4. c,d ) are realized during the following steps of circuit synthesis. Realization of those implicants leads to reduction of the required PAL-based blocks number ( Step 4 alu4  315 5  211  4 159 4 128 3 107 3 91  3  82  3  72  3  290  8  193  6 148 6 119 5  98  5  85  4  77  4  67Table 1 shows synthesis results for the benchmarks using two methods. Individual columns contain number of PAL-based logic blocks that have k terms, which are necessary for implementation of the appropriate benchmark (columns marked B) as well as numbers of logic levels (columns marked L). Within the set of 88 experiments for which results of minimization had been compared for the both methods, the proposed approach (PALDec) led to 75 (85%) solutions that used less number of logic blocks than the classical technique (Classical). Significant discrepancies can be observed if the logic blocks with low number of terms have been exploited. Having compared the overall number of logic blocks that are used by all the benchmarks, one can observe that the PALDec is more efficient if the PAL-based logic blocks with less number of terms are used (k=3,4,5). The above observation seems to be intuitively obvious, as smaller groups of multi-output implicants that have the same output part, more frequently are obtained as a result of minimization. The common coverage of such implicants brings more benefits if the structures that contain small PAL-based logic blocks are in use. Disadvantageously, all the circuits that were examined by means of the classical method proved to contain less or equal number of logic levels as compared to the PALDec. The results of experiments are presented in a synthetic way on Graphs 1 and 2. The values represented on the axis of ordinates in Graph 1 were calculated from the rational formula shown on the graph. Σblocks (classical) and Σblocks (PALDec) denote the relevant total sums of block counts obtained using the corresponding synthesis methods and presented in Table 1 . The values represented on Graph 2 were calculated in a similar manner. Analysis of the benchmarks allows us to state, that in most cases reduction of block counts by using the new algorithm is obtained at the expense of certain expansion of levels. The proposed method is especially efficient, if k = 3 or 4. In this case a significant reduction of block counts, while preserving a comparable expansion number of logic levels, was observed. The rate of total synthesis time for the circuits under experiments, calculated for the PALDec and for the classical approach is about 1.25. The obtained results also have been compared to firmware tools [4] .
CONCLUSION
The presented method is an alternative to the classical approach based on two-level minimization of individual single-output functions. The essence of the proposed method is to search for implicants that can be shared by several functions. Subsequent steps of the synthesis process are adapted to logical resources of PAL-based CPLDs. Adjusting elements of multi-level synthesis to logical resources characteristic for a PAL-based logic block allows for significant improvement of synthesis effectiveness in relation to the classical approach. If compared with another multi-level synthesis methods, the proposed algorithm seems to be especially advantageous, because it leads to minimization of the number of logic blocks in the synthesised structures. Simplicity of the algorithms that are based on graph analyzing methods and are useful for multi-level synthesis of multi-output logic functions within the PAL-based structures results in their applicability as an alternative approach instead of the other methods.
